We analyze the operation of the wireless single-electron logic family based on single-electron-parametron cells. Parameter margins, energy dissipation, and the error probability are calculated using the orthodox theory of single-electron tunneling. Circuits of this family enable quasireversible computation with energy dissipation per bit much lower than the thermal energy, and hence may circumvent one of the main obstacles faced by ultradense three-dimensional integrated digital circuits.
I. INTRODUCTION
Single-electron tunneling 1, 2 in systems of smallcapacitance tunnel junctions has attracted much attention during the last decade because of both the interesting physics and the possibility of useful devices. Today the basic physics of single-electron tunneling is sufficiently well understood, and its possible applications ͑for reviews see, e.g., Refs. 3 and 4͒ are becoming an important issue. The practical value of several analog applications has already been proven: for example, the single-electron transistor 5, 6 as a highly sensitive electrometer, 7 the single-electron pump 8 as a standard of dc current, 9 and the array of tunnel junctions 10 as an absolute thermometer. 11 In the field of digital electronics, however, only rudimentary devices have been demonstrated so far. [12] [13] [14] [15] [16] [17] [18] The recent invention 19 of hybrid circuits based on single-electrontransistor readout from floating-gate memory cells presumably opens a way to room-temperature memories with density beyond 10 11 bit/cm 2 . ͑This concept has been supported by recent experiments 18 with the first low-temperature prototypes of such memory cells͒. The potential of single electronics in logic circuits, however, remains uncertain due to substantial problems which have to be solved for both types of single-electron logic devices suggested so far.
Devices of the first type use single-electron transistors instead of field effect transistors in ''voltage-state'' circuits similar to conventional digital electronics. 7 In these devices the effects of charge quantization are restricted to the interior of the single-electron transistors. As a result, the design of such circuits ͑including complementary 20 ͒ is relatively straightforward. They suffer, however, from a relatively high static power consumption. 21, 22 The second possible way ͑which allows to reduce the power dissipation͒, is to code bits directly by single electrons everywhere in the circuit. [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] ͓A different, interesting approach based on radio frequency ͑rf͒ parametric excitation of single-electron-tunneling oscillations has been suggested by Kiel and Oshima; 33 unfortunately their original proposal seems to have run into considerable implementation problems.͔ 34 It is important that these ''charge-state'' logic circuits do not necessarily require long wires and can be implemented using only small conducting islands separated by tunnel barriers, with the necessary power and timing provided by an external rf electric field. 27 Recently we suggested 28 a new device for charge state, wireless logic circuits-the single electron tunneling parametron ͑or SET parametron͒. In comparison with the wireless single-electron devices suggested earlier, 27 the SET parametron may have wider parameter margins and extremely low power dissipation, lower than the thermodynamic ''limit'' of k B T ln 2 per bit. 29 In this article we present the results of a detailed analysis of the SET parametron and basic logic circuits using this device. The major characteristics of the SET parametron, including its parameter margins, speed, error rate, and power consumption, will be discussed.
II. SET PARAMETRON: THE BASIC IDEA
The basic cell of the new logic family, the SET parametron, consists of three conducting islands-see Fig. 1͑a͒ . ͑In our numerical calculations we have assumed the islands to be of spherical shape, with R being the radius of the edge islands 1 and 3, and r the radius of the middle island 2; this assumption is, however, not important for the device operation.͒ The middle island is slightly shifted off the line passing through the centers of the edge islands. We will identify this line with x axis, and the direction of the middle island shift with y axis ͑which is the symmetry axis of the cell͒. Electrons can tunnel through small gaps between the middle and edge islands, but not directly between the edge islands because of their much larger spacing ͓Fig. 1͑a͔͒.
Let us assume that the cell as a whole is charged by one uncompensated electron. ͑This assumption makes the explanation of the operation principle simpler; later we will consider the more natural case of an initially neutral cell.͒ If the cell is biased with a sufficiently strong ''clock'' electric field E c Ͼ0 directed along axis y, the electron is obviously located at the central island. ͑For the sake of simplicity and following the tradition of single electronics, we assume that the charge of the uncompensated charge is positive, still referring to it as an electron; this does not affect any finite result.͒ Now let the field be decreased gradually so that eventually it changes direction to negative. At some moment the electron will have to tunnel to one of the edge islands because these states become energetically preferable. Because of the geometrical symmetry, the choice of island ͑left or right͒ will be random, i.e., the charge symmetry of the system will be broken spontaneously.
However, if there is a weak ''signal'' field E s along direction x ͑this field may be applied, for example, by the neighboring similar cell͒, the final position of the electron will depend on the sign of E s . A natural way to discuss this effect is to say that the signal field E s creates an energy difference ⌬ between the electron states in islands 1 and 3, and that the electron prefers to tunnel into the island with the lowest energy state ͓Fig. 1͑b͔͒. If now the clock field E c becomes negative and large, it creates a high energy barrier W ͓see Fig. 1͑b͔͒ between the edge islands, so that the electron is reliably trapped in the island it has tunneled to, regardless of further changes of the signal field E s .
Thus if fluctuations in the system are low enough, and the clock field changes slowly enough, even a small field E s of the proper sign at the decision-making moment ͑when W(t)ϭ0͒ is sufficient to ensure a certain robust final polarization of the cell. This process can be interpreted as a reliable recording of one bit of information; for example, the electron on the right island may mean logical ''1'' while the electron on the left island encode logical ''0.'' Now the dipole moment of the cell can in turn be used to produce the signal field to control the other cells during their decisionmaking moments, and hence determine their information contents ͑see Sec. V below͒.
This ''parametric'' amplification of signal, which gave the SET parametron its name, is quite similar to the operation of a Josephson junction device called parametric quantron 35, 36 ͑reinvented later as the ''flux quantum parametron''͒, 37 and in a broader sense to rf-driven parametrons. 38, 33 The main difference is that all the previously analyzed parametrons are described by a continuous degree of freedom ͑e.g., the Josephson phase in the parametric quantron͒. This variable can take any value, and the discrete information states correspond to energy minima on the axis. On the other hand, in the SET Parametron with low tunnel conductances, the possible states are discretethe electron has to be definitely on one of the islands at each particular instant. ͓In principle, an electron can also be in different states ͑of higher energy͒ inside each island, but these states are not explicitly participating in the theory of single-electron tunneling, at least in its simplest ''orthodox'' version.͔ 1
III. SET PARAMETRON: QUANTITATIVE ANALYSIS
Let us consider the operation of one SET parametron cell using the orthodox theory 1 which is adequate for the description of single-electron tunneling in systems with many background electrons in each island and sufficiently low conductance G of tunnel junctions (GӶe 2 /ប). In this theory the electron is always localized in one of the islands, and the rate ⌫ of each tunneling event is solely determined by the corresponding decrease WϭϪ⌬ of electrostatic energy of the system. Using elementary electrostatics, we obtain the following expressions for the energy decreases corresponding to four possible tunneling events in the SET parametron ͑tunneling to/from each of the edge islands is denoted with signs ϩ and Ϫ, respectively͒:
Here l(r) means left ͑right͒ junction, i is the electrostatic potential of ith island ͓for numbering, see Fig. 1͑a͔͒ , W 12 and W 23 are the Coulomb blockade energies, and C Ϫ1 is the inverse capacitance matrix. Vectors eD i ϭ(eD ix ,eD iy ,eD iz ) are the dipole moments of islands when charged with single electrons, E is the external electric field ͑accepted to be uniform͒, and q i is the total electric charge of ith island, while q i0 is the uncompensated part of its background charge.
In the limit when the island radii are smaller than the spacing between islands, the following simple approximation for the capacitance matrix elements can be used:
FIG. 1. SET parametron: ͑a͒ the basic cell and ͑b͒ its energy diagrams for three values of the bias field E c ͑for discussion, see the text͒.
where r i ϭ(x i ,y i ,z i ) is the ith island center, and ⑀ is the dielectric constant of the dielectric environment. In the case of comparable radii and island spacing, C i j have to be calculated numerically, for example, using the method of multiple electrostatic images ͑see Appendix A͒. The results show that approximation of Eq. ͑5͒ gives accuracy better than 10% if the spacing between the islands is larger than the largest island's radius. In our initial analysis ͑until Sec. VII͒ we will assume that temperature T is low and that the electric fields are changing slowly ͑adiabatically͒. In this case the full result of the orthodox theory,
is reduced to the simple rule that the system always follows the local minimum of the total electrostatic energy. Figure 2͑a͒ shows the phase diagram of stationary charge states of a cell charged by one uncompensated electron. Each state is locally stable within a diamond-shape region corresponding to two conditions:
being valid simultaneously, so that no tunneling event is possible, W l,r Ϯ Ͻ0. Within the small-island approximation of Eq. ͑5͒ the position of the diamond center is Fig. 1͑a͔͒ .
The diamonds are periodic along both axes E s and E c , with periods
Equations ͑8͒-͑10͒ are valid even if the approximation of Eq. ͑5͒ is not used; however, in this case 1/R, 1/r, 1/s, 1/2d ͑divided by 4⑀⑀ 0 ) need to be replaced by
, respectively, and also b and d by D 2y ϪD 1y and D 2x ϪD 1x ͓the corresponding equations are direct consequences of Eqs. ͑1͒-͑3͒ and ͑7͔͒.
The period along axis E s corresponds to the transformation (n 1 ,n 2 ,n 3 )→(n 1 Ϫ1,n 2 ,n 3 ϩ1), while the period along E c axis corresponds to (n 1 ,n 2 ,n 3 )→(n 1 Ϫ1,n 2 ϩ2,n 3 Ϫ1). Notice that these transformations allow only even-number changes at the middle island; the ''odd'' set of diamonds can be obtained from the ''even'' set by the shift (⌬E s /2,⌬E c /2). Figure 2͑a͒ shows the results of more exact, numerical calculations of the phase diagram for a particular cell; however, they are quite close to the approximate analytical results of Eqs. ͑8͒-͑10͒. ͑The approximation accuracy is better than 10% and it becomes even better than 1% after the normalization by ⌬E s and ⌬E c .) For example, the minor offset of the diamond corners from the horizontal axis, which arises due to deviations from the analytical approximation, is hardly visible.
The most important qualitative feature of the phase diagram is the existence of bistability regions ͓shaded in Fig.  2͑a͔͒ where either of two charge states is locally stable. We will refer to the SET parametron in these regions as being in an ON state, while the remaining part of the phase diagram corresponds to one of the possible OFF states of the system. If signal field E s is low ͑as we suppose in the following͒, only the set of diamonds along axis E c may be implemented. The arrow in Fig. 2͑a͒ shows a possible way ͑described qualitatively in Sec. II above͒ of switching the cell from a monostable OFF state to a bistable ON state by changing the clock field E c . It is clear that the sign of a small E s field determines which diamond boundary will be crossed first, and hence determines the charge state of the system within this bistable region.
Notice that crossing any phase boundary outside of the bistable regions involves one tunneling event with negligible energy difference W. In the adiabatic limit this transition is reversible, and the associated energy loss is infinitesimal ͑see Sec. VII͒. However, leaving the bistable state from the state with higher energy results in two sequential tunneling events and leads to a finite energy loss. This irreversible switching should be avoided in reversible computation. Below we will show that SET parametron circuits can operate using exclusively reversible transitions.
IV. SINGLE EXCITON PARAMETRON
While the case of the cell charged by one electron is the simplest for understanding the device operation, a more natural option is the initially electrically neutral cell: n 1 ϩn 2 ϩn 3 ϭ0. ͑This variety of SET parametrons may be called the ''single exciton parametron,'' since digital bits in it are presented by electrostatically bound electron-hole pairs, although the physics of this bound state is rather different from that of the usual excitons in semiconductors.͒ Figure 2͑b͒ shows the phase diagram of such a cell with the same geometrical parameters as in Fig. 2͑a͒ . The only difference between the diagrams is a change in the charge states labeling and a fixed shift along E c axis, so that the diagram in Fig.  2͑b͒ is symmetric about both axes. ͑Actually, any change of the initial charge of the cell is equivalent to a fixed offset of the fields E c and E s ).
Due to its field sign symmetry, the single exciton parametron allows two natural modes of operation. The first is illustrated by the arrowed rectangle in the center of the diagram ͓instead of the thick line in Fig. 2͑a͒ we have drawn the rectangle in Fig. 2͑b͒ to emphasize that E s may shift during the operation͔. The periodic clock field E c (t) causes two switchings OFF→ON and two switchings ON→OFF per period. Another possible mode of operation is shown by the smaller rectangle centered at E s ϭ⌬E s /2. It also provides two pairs of ON/OFF switchings per period of the clock field E c (t), with the bistable state implemented at small fields. In our analysis we will concentrate on the former operation mode because it does not require the additional dc bias of the signal field, though the latter mode may allow wider parameter margins.
Figures 2͑a͒ and 2͑b͒ show the phase diagrams of SET parametrons for a particular set of geometric parameters. Changing the parameters may result not only in quantitative but also qualitative changes of the diagram. In particular, regions with three stable charge states appear if the ratio ␦E s /⌬E s of the diamond width and period becomes larger than 2; if the ratio is larger than 3, four states can coexist, and so on. Geometrically the multistability requires a smaller middle island to increase the Coulomb barrier for the electron transfer between the edge islands via the middle island. For the sake of simplicity we will limit ourselves to the bistable case.
Notice that using the approximation of Eq. ͑5͒ one could expect that for sufficiently large ratio r/R it should be possible to satisfy inequality 2/sϪ1/rϪ1/2dϾ0 which would lead to ⌬E c Ͻ␦E c ͑simultaneously ⌬E s Ͼ␦E s ). This would ''rotate'' the phase diagram by 90°, reversing the roles of E s and E c . However, this conclusion is an artifact of the approximation of Eq. ͑5͒ which is too inaccurate when sϪR ϪrՇmax(R,r). Actually the axis reversal described above is impossible since the required relation 2C 12 Ϫ1 ϪC 22 Ϫ1 ϪC 13
Ϫ1
Ͼ0 contradicts the general electrostatic property C 13
The latter inequality can be derived calculating the potential of the third island due to the positive charge on the first island with the grounded second island and requiring the result to be positive. Figure 3 shows the standard scheme of operation of a shift register using parametron-type binary cells. 38 In this figure, each symbol represents a parametron cell at some particular phase of the periodic switching process. Dash means the monostable ͑OFF͒ state, while I i means the ith data bit which can be either 0 or 1. Evolution of the symbols shows the bit flow when the cells are periodically switched ON and OFF using periodic clock signals which are shifted by 2/3 for each next stage of the register.
V. SHIFT REGISTER
In the initial state ͑upper line͒ each bit is encoded by the corresponding ON state of only one parametron. The signal field created by this cell is exerted on both neighboring cells, initially in their OFF state. Due to this field, when the right neighboring cell is switched from OFF to ON by the clock field ͑second line in Fig. 3͒ , its logic state will be determined by that of the initial cell. Now when the information has been copied to the right cell, the initial cell can be switched OFF ͑third line of Fig. 3͒ . Thus, the information has been moved by one cell ͑one register stage͒, and the process may be repeated again ͑lines 4 to 7͒ and again. Notice that unidirectionality of the bit propagation is achieved by the ''running wave'' of the clock while the structure itself is isotropic in one dimension.
During each period of the three-phase clock, the information is shifted by three stages, so that we need three cells per bit of information. It is straightforward to increase the number of phases beyond three. Typically this would make the system more robust, but require proportionally more hardware per bit. ͑More generally, the number of cells per bit has not to be integer: by changing the clock phase shift it can have any value larger than 2͒. Figure 4 shows a natural implementation of shift register using single exciton parametron cells. 28 Each next cell, the direction of the middle island shift is turned by /3 ͑within plane yϪz). The system is driven by the clock field vector E(t) rotating in the same plane. This rotation provides the shift of E c ͑which is now the component of the clock field in the plane of the corresponding cell͒ by 1/6 of the clock period for each next cell. When a cell is in ON state, its dipole electric moment creates the signal field E s which is especially strong for its nearest neighbors, and thus determines the direction of electron tunneling when one of the neighbors in turned ON. Since the operation cycle corresponds to the central rectangle shown in Fig. 2͑b͒ , it differs slightly from the traditional mode shown in Fig. 3 : each cell is switched OFF and ON twice per clock period. Notice that because of the double switching per period, the speed of the data propagation is six cells per clock cycle, i.e., twice as large as the number of cells per bit ͑3͒. There is one more difference between the implementation of the shift register ͑Fig. 4͒ and the general scheme shown in Fig. 3 : the repulsion of similar electric charges leads to the inversion of the sign of the dipole moment at each register step. Hence the correspondence between the digital bit and the electric moment alternates each next cell.
The operation of the system is illustrated in Fig. 5 . Three sine lines show the in-plane components of the clock field for each of three neighboring cells. In the simplest case of weak coupling when the signal field E s is much smaller than the clock field amplitude, switchings happen when the clock field E c crosses one of the thresholds Ϯ␦E c /2 and the cell enters or leaves the bistable region ͑shaded in Fig. 5͒ . For correct operation of the shift register, switching OFF→ON of a cell ͑see, e.g., point S at the thicker middle curve͒ should occur when the previous neighboring cell is in ON state while the next neighboring cell is in OFF state, just as shown in Fig. 5 .
In order to find the width of parameter window corresponding to correct operation of the parametron, let us first neglect the intercell interaction. Using the operation diagram shown in Fig. 5 and the phase diagram of Fig. 2͑b͒ it is straightforward to obtain that the amplitude A of the rotating clock field has to satisfy the following three conditions:
where is the clock phase shift between the adjacent cells. The first condition is necessary to have the signal source cell still in ON state when a recipient cell switches from OFF to ON. The second relation ensures that at that instant the next cell is already in OFF state. Finally, the third inequality means that the clock field does not reach the next diamond at the E c axis-see Fig. 2͑b͒ and Eqs. ͑9͒ and ͑10͒, so that no undesirable charge states appear during the operation. Equation ͑11͒ can be reduced to the following equation for the one-side margin of the field amplitude, ϵ(A max ϪA min )/(A max ϩA min ): Within the approximation of Eq. ͑5͒ the ratio ⌬E c /␦E c is equal to 2Ϫ(1/RϪ1/2d)/(1/Rϩ1/rϪ2/s); this ratio increases when the radius of the middle island decreases. In the general case when the terms 1/R, 1/r, 1/2d, and 1/s are replaced for the elements of the inverse capacitance matrix, the upper bound for ⌬E c /␦E c is equal to 2, while the lower bound is equal to 1 ͑see discussion at the end of Sec. IV͒.
For the particular case shown in Fig. 4 we have ϭ2/6, hence, Eq. ͑12͒ gives the maximum margin of ϭtan(/12)Ӎ27% for the amplitude A of the rotating clock field if ⌬E c /␦E c Ͼ1.5, so that the minimum in Eq. ͑12͒ is determined by the first term. ͑In order to satisfy this additional condition the middle island should be sufficiently smaller than the edge islands.͒
The above single-cell analysis is only an approximation, because in the real structure all the cells interact with each other and also the presence of neighboring cells somewhat changes the cell electrostatics. This is why we have carried out extensive numerical simulations of reasonably long shift registers ͑18 three-island cells͒. For a given geometry of the circuit we first calculated numerically the inverse capacitance matrix C i j Ϫ1 and the vectors D i ͑see Appendix A͒; then these numbers were fed to a Monte-Carlo program which simulated single-electron tunneling events in the circuit using the ''orthodox'' theory. 1 The logical input was a relatively long ͑typically, 16 bit͒ quasirandom bit sequence, repeated periodically many times.
The simulations have shown that for the geometry presented in Fig. 4 , elliptic polarization of the clock field ͑rather than the simple circular polarization implied above͒ is essential to provide broad margins. More exactly, the out-of-plane component A z should be larger than the in-plane component A y , because of the field screening in z direction due to the finite size of the conducting islands. For example, for the circuit with r/Rϭ0.3, d/Rϭ1.5, b/Rϭ0.7, and the intercell period in y direction l/Rϭ3, the best ratio A z /A y is close to 1.5. If this is done, sufficiently wide margins for the amplitudes of the bias field are really achievable. For A z /A y ϭ1.5, the 18-cell shift register with the parameters specified above operates correctly ͑at zero temperature and sufficiently low clock frequency͒ within the range 3.25 ϽA y /(e/4⑀⑀ 0 R 2 )Ͻ5.1, corresponding to a margin of Ϯ22%. If now A y is kept constant at A y ϭ4.15e/4⑀⑀ 0 R 2 , the allowed range for A z /(e/4⑀⑀ 0 R 2 ) is between 4.6 and 8.55, corresponding to a margin of Ϯ30%. These margins are much broader than those for the first generation of wireless single-electron devices. 27 The margins for parameters which destroy the geometric symmetry of the parametron cells are much narrower. Numerical simulations show that for a shift register with the parameters quoted above, the maximum allowable shift of the edge islands of a cell in the opposite directions ͑parallel to the central island shift͒ is about Ϯ0.010R. This corresponds to the maximal fluctuation of Ϯ0.4°of the alignment of the line connecting the edge islands of the cell and the x axis. ͑A shift of only one island leads to the same effect͒. Possibly the situation may be improved by using alternative geometries and charge modes.
VI. SET PARAMETRON LOGIC GATES
The shift register described in Sec. V is actually a line of inverters. To have a complete set for the arbitrary logic functions we need to have other logic gates ͑e.g., NAND or NOR͒, and a circuit with a fan out more than one ͑''splitter''͒.
All these functions can be naturally implemented using the geometry shown in Fig. 6 . If the clock field rotation causes the signal propagation from the bottom to the top we get a fan-out-two circuit, because the dipole moment of cell F ͑in its ON state͒ will determine the charge state of both cell A and cell B, set during their OFF→ON switching. On the other hand, if the signal propagates from top to bottom, we get the implementation of a binary logic function ͑either F ϭA.NOR.B or FϭA.NAND.B, depending on the asymmetry provided by the background charges or dc bias field ͗E s ͘ imposed on cell F).
In order to verify the operation of this system, we have carried out its numerical simulations in the symmetric singleexciton mode, using the same parameters as above (r/R ϭ0.3, d/Rϭ1.5, b/Rϭ0.7, l/Rϭ3) for each of three shift registers, each of them six cells long. The z shift between upper registers was 6R, while the y spacing between cells A (B) and F was 2R, i.e., slightly less than the spacing l ϭ3R between cells in each register.
The simulations have shown the following margins for the amplitude components A y and A z of the clock field ͑at zero temperature and relatively low speed͒. For the fan-outtwo gate, at E z /E y ϭ1.5, we get correct operation at 3.45 ϽA y /(e/4⑀⑀ 0 R 2 )Ͻ4.2, corresponding to a margin of Ϯ9%. For the constant E y ϭ4.15e/4⑀⑀ 0 R 2 , the z component should be within the range 4.6ϽA z /(e/4⑀⑀ 0 R 2 ) Ͻ6.3 ͑the margins of Ϯ16%). For the NOR gate, with E y ϭ4.1e/4⑀⑀ 0 R 2 , E z ϭ6.15e/4⑀⑀ 0 R 2 ͑this operating point is within the margins for both the shift register and fan-out circuits͒ correct operation is achieved for the dc bias field ͗E s ͘ equivalent to the background charge shift in the range FIG. 6 . Circuit which can be used for the fan-out-two splitting of a signal ͑if the propagation direction is from the bottom to the top͒, or as a logical gate NAND or NOR ͑for opposite signal propagation direction͒. The asymmetry required for NAND and NOR gates can be created by the adjustment of the background charges on the edge islands of cell F, or by application of local electrostatic field ͗E s ͘.
0.034Ͻq 0 /eϽ0.053 (q 0 ϭq 0,left ϭϪq 0,right ). For the NAND gate with similar parameters the range is 0.035ϽϪq 0 /e Ͻ0.069. The difference between the results for the ranges ͑which should coincide because of the layout symmetry͒ is explained by the finite set of tested input signal sequences which did not have a symmetry between logical zero and unity. Hence, the true range cannot be wider than the common part of two ranges ͓0.035, 0.053͔, and thus the real margin is slightly below Ϯ20%.
VII. ENERGY DISSIPATION DURING OFF˜ON SWITCHING
Let us calculate the energy dissipation during the switching OFF→ON of one SET parametron cell in a fixed signal field E s . The switching is illustrated in Fig. 7 which shows the energies of three possible states of the cell as functions of time. For a cell charged by one electron the letters l, r, and m correspond to the location of the extra electron. For the single-exciton case we can use the same notation, counting one hole or electron as background charge.
Within the framework of the orthodox theory the switching is described by the master equation,
where m , l , and r are the probabilities of finding the system in ''m,'' ''l,'' and ''r'' states. The tunneling rates ⌫ l(r) Ϯ are given by Eq. ͑6͒, in which we now assume the linear dependence of the energies on time:
͑This assumption is evidently valid only if the energy difference ⌬ due to the signal field in the moment of switching is much less than the maximal energy due to the rotating bias field.͒ We also assume that the signal field makes state r energetically more preferable, l Ϫ r ϭ⌬Ͼ0.
If the clock speed and temperature are sufficiently low so that the system switches correctly from m to r ͑bit errors will be considered in Sec. IX͒, then the energy dissipation can be calculated considering only states r and m and neglecting state l. In this case Eq. ͑13͒ is simplified with the condition l (t)ϭ0,
͑here we omit index r in tunneling rates for simplicity͒, and has an explicit solution
where ⌫ ⌺ ͑ t ͒ϭ⌫ ϩ ϩ⌫ Ϫ ϭ⌫ ϩ ͕1ϩexp͓ϪW͑t͒/T͔͖.
͑18͒
The statistical average of energy loss by the moment t is given by the expression
Using Eq. ͑17͒ we find, finally:
The solid line in Fig. 8 shows the total energy loss E ϭE(ϱ) as a function of the dimensionless switching speed
In the low-speed limit, ␤Ӷ1, the switching process is almost adiabatic. forth between m and r states͒ occurring within the energy interval on the order of the thermal energy T around the point W(t)ϭ0. ͑Figure 7 shows a particular Monte-Carlo realization for ␤ϭ0.1.͒ It is easy to check that in the purely adiabatic case when r is determined by thermodynamics only,
the total dissipation is zero, because in Eq. ͑19͒ the symmetric function of time r (t) is multiplied by the antisymmetric function W(t). According to Eq. ͑16͒, the correction to the adiabatic limit, ⌬ r ϵ r Ϫ r ad satisfies the equation ⌬ r ϭϪ r /⌫ ⌺ ; hence, as the first approximation in ␤ we can use
After the integration by parts of Eq. ͑19͒ the total dissipation is given by
Combining Eqs. ͑23͒, ͑24͒, ͑14͒, ͑18͒, and ͑6͒, we obtain the low-speed approximation for the total dissipation
dxӍ0.426. ͑26͒
In this quasireversible regime EӶT; notice also that in this limit the total dissipation decreases when temperature increases.
In the opposite limit, ␤ӷ1, the speed of energy change is so high that the tunneling occurs only at WϾ0 and only once-see Fig. 7 , without numerous back and forth processes. ͑Actually, this limit is the only one possible at Tϭ0.͒ Then the solution of Eq. ͑16͒ is . ͑28͒
Hence, in the case ␤ӷ1 the average energy dissipation is much larger than ͑and independent of͒ the thermal energy, indicating the thermodynamic irreversibility of the switching process in this limit. In Fig. 8 the low-and high-speed approximations ͓Eqs. ͑25͒ and ͑28͔͒ are represented by dashed lines, while the solid line shows the result of the exact calculation using Eq. ͑16͒, which gives a natural crossover between these two limits. Equation ͑6͒ is valid only for the case of the continuous spectrum of electron energies in the conducting islands. It is easy to consider a different case when the electron energy in the middle island is strongly quantized so that only one level is involved in tunneling, while the energy spectrum of the edge island is still continuous. ͑This situation is possible when the middle island is much smaller͒. Then the orthodox theory should be somewhat modified, [39] [40] [41] however, for our purpose the only important change is that Eq. ͑6͒ should be replaced with
where ⌫ 0 is a constant which characterizes the tunnel barrier transparency. Equation ͑20͒ yields that the average total energy loss during one switching is given by a simple formula
for arbitrary switching speed ͑see Fig. 9͒ . It is evident that quasireversibility (EӶT) is possible in this case as well, if the switching speed is low enough: ␣ӶT/⌫ 0 . In both cases considered above, electron energy relaxation in islands with continuous spectrum ͓implied by Eqs. ͑6͒ and ͑29͔͒ is the source of dissipation in the system. In the important case when electron energy is quantized in all islands this may not be true, so that this limit requires a completely different treatment. Our hope is to complete an analysis of this important case in the near future.
To conclude this section, notice that our model allows not only the total dissipation E to be calculated, but also the time dynamics of the heat transfer between the system and the environment ͑''heat bath''͒ during the switching process to be followed. Dotted lines in Figs. 8 and 9 show the results of such calculation using Eqs. ͑6͒ and ͑29͒, respectively. During the first part of the switching process ͑when W(t) р0) the energy E 1 ϵϪE(0) is ͑on the average͒ borrowed from the heat bath which, hence, is cooled. During the second part of the process (W(t)у0) the average energy E 2 ϵEϪE(0)ϾE 1 is returned back to the heat bath. Notice that in the adiabatic limit E 1 ϭE 2 ϭT ln 2 independently of the exact model used for ⌫(W). This result follows from Eqs. ͑19͒ and ͑22͒ after the integration by parts: FIG. 9 . The same as in Fig. 8 , but for the case of the discrete energy spectrum of the middle island.
Notice that this is valid for any gradual function W(t), if only W(0)ϭ0.
The generality of this result is due to the direct relation E(t)ϭϪT⌬S inf (t) between the energy and the informational ͑''Shannon''͒ entropy S inf of the degree of freedom used to code information ͑for a more detailed discussion, see Appendix B͒. In fact, in the instant when Wϭ0, the system may be in either of two states ( m ϭ r ϭ1/2), hence ⌬S inf ϭln 2 has been acquired in comparison with the definite initial state ( m ϭ1, r ϭ0). By the end of the switching the informational entropy is restored to the initial value since the state is definite again ( m ϭ0, r ϭ1). Finite switching speed decreases E 1 and increases E 2 ͑see the dotted lines in Figs. 8 and 9͒ leading to a positive total dissipation EϭE 2 ϪE 1 .
VIII. REVERSIBLE COMPUTATION
The general thermodynamic arguments lead to the conclusion that erasure of information necessarily requires an energy dissipation of at least T ln 2 per bit ͑see Refs. 42-44 and Appendix B͒. During the switching OFF→ON of a cell in any SET-parametron circuit, the amount of information is not changed, thus allowing arbitrary small energy dissipation in the slow-switching limit. However, for switching ON →OFF the lower bound on dissipation is determined by logical reversibility of a particular circuit.
The SET parametron shift register is obviously a logically reversible circuit, because during cell switching to OFF the information is preserved by the next cell. It is easy to check ͑see Fig. 4͒ that the sign of the energy difference ⌬ ϭ l Ϫ r between two digital states does not change during the ON phase because of the back influence from the next cell. So the cell stays in the lower-energy state and the analysis of the energy dissipation during switching ON→OFF is equivalent to that of the switching OFF→ON ͑see Fig. 10͒ . A similar small-dissipation case is realized in the SET parametron fan-out circuit, because during the ON→OFF switching of the last cell of the input line ͑cell F in Fig. 6͒ the proper sign of ⌬ is maintained by both first cells of the output lines.
The situation is different for the NAND/NOR gate because any gate consisting of two inputs and one output is logically irreversible and, hence, has a lower bound for dissipation. [42] [43] [44] For two uncorrelated input streams of bits with equal probabilities of unity and zero, the informational entropy before the logic operation is S inf before ϭϪln(1/4) while after the completion of the logic operation and erasure of the input information it becomes S inf after ϭϪln(1/2). ͑Notice that the informational entropy decreases. This seems to contradict the apparent partial loss of information at computing. Actually the uncertainty is partially lost, not the information, because in the Shannon formalism we should treat the input data as unknown, and the data bit count is decreased by the gate.͒ The entropy difference determines the lower bound for the average dissipation E per logic operation EуT(S inf before ϪS inf after )ϭT ln 2. Actually, in the SET parametron realization shown in Fig. 6 the average energy dissipation is much larger than this lower bound. If two input bits are different, the energy difference ⌬ changes its sign during ON state of either cell A or B. In this case the energy dissipation during switching to OFF is comparable to ͉⌬͉ ͑see Fig. 10͒ which should be much larger than the thermal energy because the condition ͉⌬͉ӷT is necessary to ensure small error probability ͑see Sec. IX͒.
To realize reversible NOR and NAND operations ͑which would provide small dissipation͒ using SET parametron cells, gates with two inputs and three outputs can be used ͑see Fig. 11͒ . This idea was suggested 36 for the parametric quantron logic gates and can be directly applied to the SET parametron. The input information is copied to the first cells of two additional shift register lines. If their coupling to the last cells of input lines is stronger than input-output coupling, the proper sign of ⌬ is always maintained, and the energy dissipation is arbitrarily small in the slow switching limit.
IX. BIT ERROR RATE
Kinetic Eq. ͑13͒ allows the calculation of the rate of ''classical'' digital errors during the SET parametron cell switching ͑later we will briefly discuss also the ''nonclassical'' errors due to cotunneling͒. 45 The error probability P is given by l (ϱ). Let us first assume Tϭ0 and calculate the ''dynamic'' error which occurs when the switching speed ␣ is too high, and the system remains in the initial ͑symmetric͒ state up to the moment when tunneling to the upper energy level becomes possible ͓see Fig. 7 and Eqs. ͑14͒ and ͑15͔͒. Since there is no tunneling back and forth at Tϭ0, the error FIG. 10 . Energy diagram of the ON→OFF switching. If the system initially occupies the state with lower energy, arbitrary small energy dissipation is possible at slow switching ͑simulation for ␤ϭ0.1 is shown͒. On the contrary, if the switching starts from the upper state, the energy loss is finite and of the order of ͉⌬͉. ͑For this case, Monte Carlo simulation has given two almost simultaneous tunneling events shown by arrows͒. FIG. 11 . Schematics of logically reversible NAND/NOR gate with two input shift-register lines and three output lines. The input information is preserved in two additional output lines.
probability can be found simply as the time integral of the rate of erroneous tunneling ⌫ l ϩ multiplied by the probability m that no tunneling has yet occurred:
͑33͒
For the orthodox model of the tunneling rate given by Eq. ͑6͒,
where ␥ϵ␣e 2 /G⌬ 2 . In order to keep P dyn Ӷ1, ␥ should be much less than 1, then KϷ1. Equation ͑34͒ shows that the dynamic error decreases exponentially with the decrease of the switching speed and even faster than exponentially with the increase of ⌬ ͑factor ⌬ 2 in the exponent͒. For sufficiently small ␣ and/or large ⌬ the main contribution to the error probability will be due to the thermally activated processes which populate the symmetrical state m during the passage of energy m across l . The probability of this ''thermal'' error is given by the simple formula P therm ϭexp͑Ϫ⌬/T ͒ ͑36͒
and it prevails over P dyn when Tӷ␣e 2 /G⌬. In the case when both errors are of the same order, the result can be found by the numerical solution of Eq. ͑13͒. The total error probability can be estimated as the maximum of the two analytical results presented above: PӍmax(P dyn , P therm ).
If instead of the orthodox model we assume that only one discrete energy level of the middle island participates in tunneling, then using Eq. ͑29͒ for the tunneling rate we obtain from Eqs. ͑32͒ and ͑33͒ the following probability of the dynamic error (Tϭ0):
͑37͒
The thermal error is still given by Eq. ͑36͒, and it prevails over the dynamic error if Tӷ␣/⌫ 0 . One more possible source of errors is the higher-order quantum process of cotunneling 45 when two or more electrons tunnel simultaneously through different junctions. For illustration, the lowest energy diagram in Fig. 1͑b͒ shows the situation when the charge state with higher energy is occupied, and the digital information in the cell is preserved by the energy barrier ͑higher energy of the symmetric state͒ due to the bias field. According to the orthodox theory, singleelectron tunneling in this case is impossible ͑at sufficiently low temperature͒. However, the second-order cotunneling, i.e., simultaneous tunneling of two electrons ͑through both junction͒ brings the system into the lower energy state and, hence, is energetically allowed. This process changes the sign of the cell dipole moment and can lead to the digital error.
This type of error can occur, for example, in the threephase shift register during the phase when the bit is stored by only one cell, and the long-range interaction with cells carrying other bits ͑nearest cells are OFF͒ provides uncontrolled sign of the energy difference between l and r states. The erroneous bit will then propagate along the shift register.
Though a detailed analysis of cotunneling was not a goal of this work, we should notice that several means are readily available to reduce the resulting error probability. First, because the rate of m-electron cotunneling scales as (GR Q ) m ͑where R Q Ϸ6.5 k⍀ is the quantum unit of resistance͒ while the single-electron rate is proportional to the first power of G, the decrease of G decreases the relative importance of the cotunneling processes. Another, more powerful method is to increase the smallest order m of possible cotunneling processes. This can be done, for example, by increasing the number of islands per cell. If the cell consists of five islands and the ON state corresponds to an electron on one of the outer islands, then at least the 4th order cotunneling (m ϭ4) is necessary to switch between logical zero and unity; a further increase of the number of islands per cell makes the cotunneling rate negligible even for relatively large tunnel conductance. Finally, it is possible to increase the minimal cotunneling order while still using three-island cells, by increasing the number of cells which store the same bit. This can be done, for example, by the increase of the number of phases in the operation of the shift register. In the realization shown in Fig. 4 this may easily be achieved by a decrease of the angle between the planes of neighboring cells. If the bit is stored by k neighboring cells then the error can occur only if all these k cells will simultaneously change their polarizations and if the final state has a lower energy ͑any ''partial'' switching would cost at least one cell-cell interaction energy and, hence, is thermodynamically forbidden at least for not too large k). So, the lowest order of erroneous cotunneling is 2k, and the linear increase in ''hardware'' allows the exponential reduction of the error probability. This method is applicable to any logic gates which use shift registers as their input and output lines.
X. DISCUSSION
In this article we have presented a functionally complete logic family based on the SET parametron cells, including inverter, fan-out-two, NAND and NOR gates. All the circuits may operate correctly in a common range for the bias field amplitude. The important advantages of the SET parametron logic are wireless operation and extremely low power dissipation possible in the quasireversible mode of operation, with the energy loss much less than k B T ln 2 per bit.
While the realization of room temperature operation of the SET parametron logic requires sub-one-nanometer fabrication technology which is hardly available at the present time, the operation of simple SET parametron circuits ͑with clock wires͒ can be readily demonstrated experimentally at lower temperatures. An obvious choice is the aluminum shadow-mask evaporation technology, widely accepted for single-electron device fabrication ͑see, e.g., the collection͒. Figure 12 shows the sketch of a possible layout of the twocell SET parametron shift register inverter. ͑For the sake of simplicity, the artifact islands typical for this technology are not shown͒. Each cell consists of three islands. The capacitive gates are used for the application of rf clock fields which cause the switching processes, and simultaneously for the application of dc fields to compensate random background charges. Input gates A and B ͑for the initial demonstration, one gate is sufficient͒ determine the polarization of the first cell during its OFF→ON switching. This polarization in turn determines the polarization of the next cell during its OFF →ON switching. The final polarization of the latter cell is sensed by a capacitively coupled single-electron transistor. ͑If a multilayer fabrication is available, this layout may be further improved to provide wider parameter margins: an overlap ͑without tunneling͒ of the edge islands of two cells would increase their capacitive coupling, while a similar overlap of the bias gates with the islands would allow smaller cross talk.͒ The operation temperature of such a SET-parametron circuit with 100-nm-scale tunnel junctions will be in sub-1-K range.
Coming back to the wireless realization, let us estimate the parameters of a possible implementation of the device using the conducting ͑e.g., metallic͒ clusters as islands. For a cluster diameter 2R about 5 nm ͑which is at the limit of present-day direct e-beam writing techniques͒ the charging energy E c ϳe 2 /8⑀⑀ 0 R is about 0.15 eV ͑where ⑀ϳ2 is taken as a typical dielectric constant for the organic materials which are the natural candidates for the cluster environment͒. For the layouts considered in this article the typical energy difference ⌬ between l and r states is about 0.2E c leading to ⌬ϳ0.03 eV. Requiring the probability of the thermal error to be less than 10 Ϫ10 per switching, Eq. ͑36͒ yields the maximal 6 Hz we get a power dissipation of only about 5ϫ10 Ϫ18 W per cell. This figure indicates that as far as power dissipation is concerned, three-dimensional integration of SET parametron circuits is quite feasible. Despite the not very spectacular clock frequency in this regime, the total computing performance of a three-dimensional ͑3D͒ system can be very large.
The largest problem with SET parametron circuits ͑be-sides their fabrication͒ is that their operation requires welldefined background charges. The allowed fluctuations are only on the order of 0.01e ͑this number corresponds to the maximum tolerated angle of the cell tilt-see Sec. V͒. This is a common problem for any single-electron logic ͑see for example Refs. 4, 21, and 22͒. However, if/when a molecular technology becomes available for the implementation of single-electron and other nanoscale devices, SET parametron cells may be reproducible on the molecular level, and well defined background charges seem to be achievable in principle.
From the estimates above we see that in order to increase the operation temperature of SET parametron circuits up to 300 K or even up to 77 K, subnanometer-scale islands are necessary. In this case the energy level discreteness [39] [40] [41] may result in radically new features of the SET parametron operation, and should be taken into account at its quantitative analysis. Such analysis is outside the scope of the present article. We would just like to notice in passing that the operation of SET parametron circuits in that mode would be rather close to the recently proposed new version 32 of the so-called ''quantum cellular automata.'' 31 This new version, put forward under the keywords of ''adiabatic switching'' and ''pipelining,'' may remove the principal difficulties 27 of the initial suggestion. We are not, however, aware of any detailed analysis of this new family of logic devices.
APPENDIX A
In this appendix we discuss the method of multiple electrostatic images used to calculate the inverse capacitance matrix C Ϫ1 and vectors D ͑island dipole moments͒ which describe the influence of the external electric field for the arbitrary system of conducting spheres. This method was also used for numerical calculations in another work. 27 It is well known that the electrostatic field of a point-like charge q located at a distance d from the center of an uncharged sphere having the radius r, may be treated as the net field of the charge q and a pair of fictitious charges located inside the sphere, in free space. The image charge Ϫqr/d is located at the distance r 2 /d from the sphere center ͑in the same direction as the charge q), and the compensating charge qr/d is located at the sphere center. The total field of these three charges makes the sphere surface equipotential with ϭq/4⑀ 0 d.
Let us use this method to calculate the inverse capacitance matrix of two spheres with radii r and R, with distance d between the centers. For that, we need to calculate the electrostatic potential when a charge q is placed on the sphere R. First, let us create the pair ϯqr/d inside the sphere r ͑as if we had a point-like charge q). Three charges provide the equipotentiality of the sphere r, but not sphere R. So, we need to create two more charge pairs inside sphere R to restore its equipotentiality. One pair ͑image of the image charge͒ will have charges Ϯqd/rϫR/(dϪr 2 /d) and the other pair ͑image of the compensating charge͒ will have charges ϯqd/rϫR/d ͑notice that one charge from each pair is positioned at the center of sphere R͒. Now the equipotentiality of the sphere r is lost again and we need to create four new pairs inside it ͑actually, three pairs because the position of two charges at the center of R coincides͒. We can continue this procedure until the charges of new pairs become sufficiently small, and the sphere potentials calculated at each iteration converge with the required accuracy.
The same method is trivially generalized to an arbitrary number of spheres: we need to make images of all charges in all spheres. The method is very simple mathematically but cannot be applied in a straightforward way if the number N of spheres is large, because the number of required image pairs scales as N n where n is the number of iterations. If N ϳ100 and nϳ20 ͑that is a typical number of necessary iterations if the spheres are close to each other, and we require a good accuracy͒, then the computer memory will obviously be insufficient.
To solve this problem we use three ways ͑levels͒ of storage of information about the pairs, depending on their magnitude ͑the pair magnitude can be characterized by two numbers: the distance between the charges and the dipole moment of the pair͒. For ''large'' pairs we store the whole information ͑position and the charge magnitude͒. When the image of a sufficiently ''small'' pair is calculated, we store only the location and the magnitude ͑dipole moment͒ of the dipole consisting of two image charges, and the total charge at the sphere center. The lowest level of the information representation is to consider the dipole being located at the center of the sphere, so we can sum up all the dipole moments.
This modification of the algorithm allows us to calculate the capacitance matrix for a few hundred spheres with a typical distance between the spheres as small as one tenth of the sphere radius using a modest personal computer. ͑More closely located spheres require a larger number of image charges.͒ The calculation of the D vectors is analogous to the calculation of the inverse capacitance matrix. For example, to determine the influence of E x field we calculate first the dipole moments ͑which will have only x component͒ produced by the field in the independent-sphere approximation. Then we use the iteration procedure described above to restore the equipotentiality of all spheres. At this stage image dipoles ͑with all spatial components͒ as well as image charge pairs appear. The island potentials for the unit external field E x are the components of the D vector corresponding to x axis ͑we need three D vectors for three dimensions͒.
APPENDIX B
In this appendix we discuss the heat transfer during the adiabatic transition ͑switching͒ between an arbitrary number of charge states. This analysis can be used for the fan-out circuits and for SET parametron cells consisting of more than three islands. The formalism was developed long ago [42] [43] [44] and constitutes the basis of the reversible computation analysis giving the lower bound for the energy dissipation for irreversible logical gates.
The infinitesimal heat transfer to the thermal bath can be written as
where i is the ͑free͒ energy of the state i, i is its probability, d i is the probability change during the interval dt, and ⌫ i→ j is the rate of transition from state i to state j ͑i.e., the corresponding tunneling rate͒. In the thermodynamically reversible adiabatic limit the probabilities satisfy the equilibrium distribution 
